CLAIMS:

5

- 1. An integrated circuit device, comprising
- a read only memory matrix (10), comprising cells organized in columns with associated bit lines (102) and rows with associated word lines (WL), the matrix (10) comprising data transistors (100) coupled to both the bit lines (102) and the word lines (WL) in data dependent ones of the cells;
- a differential sense amplifier (18), having a first input (BL), a second input (REF), and a control input (SNS, SNSn) for controlling activation and deactivation of amplification by the sense amplifier (18);
- a coupling circuit (16) coupled between the bit lines (102) and the first input (BL), for controllably permitting charge sharing between a selectable one of the bit lines (102) and the first input (BL);
 - a reference circuit (22) coupled to the second input (REF), and arranged to controllably activate driving of a reference voltage at the second input (REF);
- a timing circuit (19) arranged to signal operation in a first phase, when the

 word lines (WL) have selected a row of the matrix, followed by a second phase, the timing circuit (19) controlling the coupling circuit (16) to permit charge sharing between the input and the selectable one of the bit lines (102) in the first phase, and the timing circuit (19) in the second phase controlling the coupling circuit (16) to prevent said charge sharing, making the reference circuit (22) deactivate driving the reference voltage, and activating

 amplification by the differential sense amplifier (18) only when said charge sharing has been prevented and said driving has been deactivated.
 - 2. An integrated circuit device according to Claim 1, wherein the timing circuit (19) comprises
- a dummy bit line(194) capacitively loaded substantially as capacitive loading of a hypothetical bit line (102) with a maximum number of data transistors (100) coupled to that hypothetical bit line (102);
 - a dummy data transistor (192) coupled to the dummy bit line (194);

WO 2005/073982

5

10

15

a trigger circuit (196) for triggering the second phase, the trigger circuit (196) activating the dummy data transistor (192) in the first phase and starting the second phase when a potential swing on the dummy bit line (194) due activation of the dummy data transistor (192) in the first phase exceeds a threshold value larger than a potential swing that is needed on the bit line (102) to cross the reference voltage.

11

PCT/IB2005/050207

- An integrated circuit device according to Claim 1, wherein the reference circuit (22) is local to a periphery of the memory matrix (10), without containing signal lines that extend in parallel with the bit lines (102) over a column height of the matrix (10).
- 4. An integrated circuit device according to Claim 1, wherein the differential sense amplifier (18) is connected between a first and second power supply connection (Vss, Vdd), the sense amplifier (18) comprising s first and second switching circuit (240, 242) coupled between the sense amplifier (18) and the first and second power supply connection respectively (Vdd, Vss), the timing circuit (19) deactivating and activating amplification by the sense amplifier (18) by making both switching circuits (240, 242) non-conductive and conductive respectively.
- 5. An integrated circuit device according to Claim 4, wherein the differential sense amplifier (18) comprises a pair of inverters (244ab, 246ab), with inputs coupled to the first and second input (BL, REF) respectively and outputs cross coupled to each others inputs, the inverters (244ab, 246ab) receiving power supply from the power supply connections (Vdd, Vss) via the first and second switching circuit (240, 242).
- An integrated circuit device according to Claim 5, comprising a latch circuit having inputs coupled to the outputs of the inverters (244ab, 246ab).
- 7. An integrated circuit device according to Claim 1, wherein the reference circuit (22) comprises a controllable equalization circuit (30, 32, 34) coupled between the first and second input (BL, REF), and arranged to equalize potentials on said first and second input (BL, REF) prior to said first phase.
 - 8. An integrated circuit device according to Claim 1, wherein the reference circuit comprises a PMOS bias transistor (38) and an NMOS bias transistor (36) with a main

12

PCT/IB2005/050207

WO 2005/073982

5

10

current channel coupled from the second input (REF) to a negative and a positive power supply terminal (Vss, Vdd) respectively, the timing circuit being arranged to drive the control electrodes of the PMOS bias transistor (38) and the NMOS bias (36) transistor to the potential of the negative and positive power supply terminal (Vss, Vdd) respectively during said first phase.

- 9. An integrated circuit device according to Claim 1, wherein the reference circuit comprises an first bias transistor (38) and a second bias transistor (36) of mutually opposite polarity with a main current channel coupled to respective power supply terminals (Vss, Vdd), the timing circuit (19) being arranged to switch the main current channel of the first bias transistor (38) to a conductive state and to switch the second bias transistor (36) as a diode during said first phase.
- 10. An integrated circuit device according to Claim 1, wherein the timing circuit comprises
 - a dummy bit line (194) with a capacitive load substantially corresponding to a maximum possible capacitive load for any of the bit lines (102),
 - a pull transistor (192) for pulling the potential of the dummy bit line starting from a the start of the first phase;
- a trigger circuit (196) for triggering the second phase when the potential swing due to said pulling exceeds a threshold value larger than a potential swing that is needed on the bit line (102) to cross the reference voltage.
- An integrated circuit device according to Claim 1, comprising a precharge circuit (120) arranged to precharge the bit lines from a first power supply connection (Vdd) prior to said first phase and to decouple the bit lines (102) from the first power supply connection (Vdd) during said second phase.
- 12. A method of reading data from a read only memory matrix in an integrated circuit device, the read only memory matrix (10) comprising cells organized in columns with associated bit lines (102) and rows with associated word lines (WL), the matrix (10) comprising data transistors (100) coupled to both the bit lines (102) and the word lines (WL) in data dependent ones of the cells;

WO 2005/073982 PCT/IB2005/050207

13

- providing a differential sense amplifier (18), having a first input (BL), a second input (REF), and a control input (SNS, SNSn) for controlling activation and deactivation of amplification by the sense amplifier (18);
- providing a coupling circuit (16) coupled between the bit lines (102) and the first input (BL), for controllably permitting charge sharing between a selectable one of the bit lines (102) and the first input (BL);

5

10

15

- providing a reference circuit (22) coupled to the second input (REF), the method comprising the following steps
- controllably activating the reference circuit to drive a reference voltage at the second input (REF);
 - row of the matrix, wherein the coupling circuit (16) is controlled to permit charge sharing between the input and the selectable one of the bit lines (102), followed by a second phase, wherein the coupling circuit (16) is controlled to prevent said charge sharing, making the reference circuit (22) deactivate driving the reference voltage, and activating amplification by the differential sense amplifier (18) only when said charge sharing has been prevented and said driving has been deactivated.